Please use this identifier to cite or link to this item: https://ea.donntu.edu.ua/jspui/handle/123456789/3704
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBarkalov, A.A.-
dc.contributor.authorZelenyova, I.Y.-
dc.contributor.authorKovalyov, S.A.-
dc.contributor.authorLavrik, A.S.-
dc.date.accessioned2012-01-08T11:57:48Z-
dc.date.available2012-01-08T11:57:48Z-
dc.date.issued2012-01-08-
dc.identifier.urihttp://ea.donntu.edu.ua/handle/123456789/3704-
dc.description.abstractThe method of hardware reduction is proposed oriented on compositional microprogram control units and CPLD chips. The method is based on a wide fan-in of PAL macrocells allowing using more than one source of microinstruction address. Such approach permits to minimize the number of PAL macrocells used for transformation of microinstruction address. Conditions for this method application and example of its application are given.en_US
dc.language.isoenen_US
dc.subjectcompositional microprogram control uniten_US
dc.subjectoperational linear chainen_US
dc.subjectmicrointructionen_US
dc.subjectaddress transformationen_US
dc.titleOPTIMIZATION OF CONTROL UNIT BASED ON PECULIARITIES OF CPLDen_US
dc.typeArticleen_US
Appears in Collections:Наукові публікації кафедри комп'ютерної інженерії

Files in This Item:
File Description SizeFormat 
Sevastopol.doc426,5 kBMicrosoft WordView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.