Evolutionary approach to the functional test generation for digital circuits

Abstract

In the paper an evolutionary approach for functional testing of digital circuits is considered. A genetic algorithm for testing digital multiplier is proposed. The main target of the proposed method is to generate as short as possible functional test wih as high as possible fault coverage with the goal to use the generated patterns as the input data for embedded functional BIST. Experimental data of the program realization is also represented.