Please use this identifier to cite or link to this item: http://ea.donntu.edu.ua:8080/jspui/handle/123456789/1080
Title: Hardware reduction in FPGA-based compositional microprogram control units
Authors: Barkalov, A.A.
Titarenko, L.A.
Miroshkin, A.N.
Keywords: CMCU
logic synthesis
code sharing
microcommand format
Issue Date: 2009
Publisher: Moscow: The Institute of Electrical and Electronics Engineers
Series/Report no.: Proceedings of IEEE East-West Design & Test Symposium;
Abstract: The new design method for compositional microprogram control units with code sharing is proposed. The method targets on reduction in the number of look-up table elements in the combinational part of control unit. Some additional control microinstructions containing codes of the classes of pseudoequivalent chains are used for operational linear chains modification. The proposed method is illustrated by an example. The research results for various graph-scheme of algorithms (GSA) are illustrated with the diagrams. Most desirable GSA characteristics for using proposed method were obtained.
URI: http://ea.donntu.edu.ua/handle/123456789/1080
Appears in Collections:Наукові публікації кафедри комп'ютерної інженерії

Files in This Item:
File Description SizeFormat 
Hardware reduction in FPGA-based compositional microprogram control units.doc896 kBMicrosoft WordView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.